INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Not for submission under 37 CFR 1.99)

Application Number		10882468 10/822,468
Filing Date		2004-04-12
First Named Inventor	Mitche	ell Alsup
Art Unit		2183
Examiner Name	Georg	ge D. Zalepa
Attorney Docket Number		5500-92000

AN	
1/9/07	

V	6	Hinton, G., et al., "A 0.18-MUM CMOS IA-32 Processor with a 4-GHZ Integer Execution Unit," IEEE Journal of Solid-State Circuits, Vol. 36, No. 11, November 2001, pages. 1617-1627.	
\bigvee	7	Palmer, et al., "Fido: A Cache That Learns to Fetch," Proceedings of the 17th International Conference on Very Large Data Bases, Barcelona, September 1991, pp. 255-264.	
W	8	Chen et al., "Eviction Based Cache Placement for Storage Caches," USENIX 2003 Annual Technical Conference, (13 pages).	
W	9	Merten, et al., "An Architectural Framework for Run-Time Optimization," June 2001, pp. 1-43.	
W	10	Jourdan, et al., "Increasing the Instruction-Level Parallelism through Data-Flow Manipulation," Intel, 11 pages	
W	11	Bryan Black, et al., "Turboscalar: A High Frequency High IPC Microarchitecture," Dept. of Electrical and Computer Engineering, Carnegie Mellon Univ., June 2000.	
W	12	Grant Braught, "Clas #21-Assemblers, Labels & Pseudo Instructions," Dickenson College, Fall Semester 2000, 6 pages.	
W	13	U.S. Application Serial No. 10/676,437 filed 10/1/03, Alsup, et al.	
¥	14	U.S. Application Serial No. 10/615,506 filed 7/8/03, Alsup	
V	15	U.S. Application Serial No. 10/755,742 filed 1/12/04, Smaus, et al.	
If you wis	h to a	dd additional non-patent literature document citation information please click the Add button Add	